



Latches, Flip Flops, and Memory

ECE/CS 252, Fall 2010
 Prof. Mikko Lipasti
 Department of Electrical and Computer Engineering
 University of Wisconsin – Madison

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Building Functions from Logic Gates

We've already seen how to implement truth tables using AND, OR, and NOT, etc. -- examples of *combinational logic*.

Combinational Logic Circuit

- output depends only on the current inputs
- stateless

Sequential Logic Circuit

- output depends on the sequence of inputs (past and present)
- stores information (state) from past inputs

Next we'll show how to build sequential circuits that store information.

3-2

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Combinational vs. Sequential

Combinational Circuit

- always gives the same output for a given set of inputs
 - ex: adder always generates sum and carry, regardless of previous inputs

Sequential Circuit

- stores information
- output depends on stored information (state) plus input
 - so a given input might produce different outputs, depending on the stored information
- *example*: ticket counter
 - advances when you push the button
 - output depends on previous state
- useful for building "memory" elements and "state machines"

Need a storage element


3-3

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.


Storage is based on feedback

Feedback – output is fed back to the input

What if we add feedback to a pair of inverters?



Usually drawn as a ring or cross-coupled inverters:




Stable way to store one bit of information

3-4



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Storage based on feedback

How can we change the value that is stored?



Result: RS latch



A	B	A nand B
0	0	1
0	1	1
1	0	1
1	1	0



3-5

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

R-S Latch: Simple Storage Element

R is used to "reset" or "clear" the element – set it to zero.

S is used to "set" the element – set it to one.



If both R and S are one, out could be either zero or one.

- "quiescent" state – holds its previous value
- note: if a is 1, b is 0, and vice versa

3-6

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

R-S Latch Summary

$R = S = 1$

- hold current value in latch

$S = 0, R = 1$

- set value to 1

$R = 0, S = 1$

- set value to 0

$R = S = 0$

- both outputs equal one
- final state determined by electrical properties of gates
- Don't do it!

Correct use is a bit tricky, so ...

3-7

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Gated D-Latch

Two inputs: D (data) and WE (write enable)

- when **WE = 1**, latch is set to **value of D**
 - $S = \text{NOT}(D), R = D$
- when **WE = 0**, latch holds **previous value**
 - $S = R = 1$

3-8

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Memory

Now that we know how to store bits, we can build a memory – a logical $k \times m$ array of stored bits.

Address Space:
number of locations
(usually a power of 2)

Addressability:
number of bits per location
(e.g., byte-addressable)

3-9

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Example: $2^2 \times 3$ Memory

3-10

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

More Memory Details

This is not the way actual memory is implemented.

- fewer transistors and wires, much more dense, relies on electrical properties

But the logical structure is very similar.

- address decoder
- word select line
- word write enable

Two basic kinds of **RAM** (Random Access Memory)

Static RAM (SRAM)

- fast, not very dense (bitcell is a latch)

Dynamic RAM (DRAM)

- slower but denser, bit storage must be periodically refreshed
- each bitcell is a capacitor (like a leaky bucket) that decays

Also, non-volatile memories: ROM, PROM, flash, ...

3-11

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Real SRAM Memory

3-12

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Review: The Clock

A **clock circuit** triggers transition from one state to the next.

At the beginning of each clock cycle, state machine makes a transition, based on the current state and the external inputs.

3-13

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Sequential Circuits

Combinational logic

- Determine outputs and next state.

Storage elements

- Maintain state representation using ... D latches?

Clock is used to control WE of D latch

- Clock is high => D input propagates to output
- Then loops through combinational logic back to D input
- Feedback cycle: big no-no for combinational circuits!**
- Have to make sure delay is longer than time that clock is high
 - Known as min-delay or shortest path constraint
- Painful, difficult to get right, cannot slow clock down to debug**

3-14

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Instead: Master-Slave Flip-flop

A pair of gated D-latches, to isolate *next* state from *current* state.

During 1st phase (clock=1), previously-computed state becomes *current* state and is sent to the logic circuit.

During 2nd phase (clock=0), *next* state, computed by logic circuit, is stored in Latch A (master).

3-15

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Master/Slave Flip-flop

Two latches have opposite WE polarity from clock

- As clock transitions from 0 to 1, master latch closes, slave latch opens
- As clock transitions from 1 to 0, slave latch closes, master latch opens

Flip-flop input is “copied” at the 0 to 1 transition or “edge”

- There is only a brief window of time where both latches are open (could even be zero, if designed that way)
- Closes the feedback loop
- Enables simple reasoning about correctness
- Short-path problem much easier (trivial, usually)
- Can slow clock down arbitrarily

Hereafter, assume MSFF-based sequential circuits

3-16

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Summary

Sequential circuits have state

- Need a storage element to remember state

RS Latch

D Latch

Memory

Clocking issue with latch-based design

D Master/Slave Flip-flop

3-17