




Introduction to Computer Engineering

ECE/CS 252, Fall 2010
Prof. Mikko Lipasti
Department of Electrical and Computer Engineering
University of Wisconsin – Madison



Chapter 5 The LC-3

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Instruction Set Architecture

ISA = All of the **programmer-visible** components and operations of the computer

- **memory organization**
 - address space -- how many locations can be addressed?
 - addressability -- how many bits per location?
- **register set**
 - how many? what size? how are they used?
- **instruction set**
 - opcodes
 - data types
 - addressing modes

ISA provides all information needed for someone that wants to write a program in **machine language** (or translate from a high-level language to machine language).

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

LC-3 Overview: Memory and Registers

Memory

- address space: **2^{16}** locations (16-bit addresses)
- addressability: **16 bits**

Registers

- temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
- eight general-purpose registers: **R0 - R7**
 - each **16 bits wide**
 - how many bits to uniquely identify a register?
- other registers
 - not directly addressable, but used by (and affected by) instructions
 - **PC** (program counter), **condition codes**

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

LC-3 Overview: Instruction Set

Opcodes

- 15 opcodes
- **Operate** instructions: ADD, AND, NOT
- **Data movement** instructions: LD, LDI, LDR, LEA, ST, STR, STI
- **Control** instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear **condition codes**, based on result:
 - N = negative, Z = zero, P = positive (> 0)

Data Types

- 16-bit 2's complement integer

Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: **immediate, register**
- memory addresses: **PC-relative, indirect, base+offset**

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Operate Instructions







Only three operations: **ADD, AND, NOT**


Source and destination operands are **registers**

- These instructions **do not** reference memory.
- ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.

Will show **dataflow diagram** with each instruction.

- illustrates **when** and **where** data moves to accomplish the desired operation





Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Base + Offset Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.



- What about the rest of memory?

Solution #2:

- Use a register to generate a full 16-bit address.

4 bits for opcode, 3 for src/dest register, 3 bits for **base** register -- remaining 6 bits are used as a **signed offset**.

- Offset is *sign-extended* before adding to base register.




Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Load Effective Address

Computes address like PC-relative (PC plus signed offset) and **stores the result into a register**.

Note: The address is stored in the register, not the contents of the memory location.



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Example

Address	Instruction	Comments
x30F6	1 1 1 0 0 0 1 1 1 1 1 1 1 1 0 1	$R1 \leftarrow PC - 3 = x30F4$
x30F7	0 0 0 1 0 1 0 0 0 1 1 0 1 1 1 0	$R2 \leftarrow R1 + 14 = x3102$
x30F8	0 0 1 1 0 1 0 1 1 1 1 1 1 0 1 1	$M[PC - 5] \leftarrow R2$ $M[x30F4] \leftarrow x3102$
x30F9	0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0	$R2 \leftarrow 0$
x30FA	0 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1	$R2 \leftarrow R2 + 5 = 5$
x30FB	0 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0	$M[R1+14] \leftarrow R2$ $M[x3102] \leftarrow 5$

opcode

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Control Instructions

Used to alter the sequence of instructions (by changing the Program Counter)

Conditional Branch

- branch is *taken* if a specified condition is true
 - signed offset is added to PC to yield new PC
- else, the branch is *not taken*
 - PC is not changed, points to the next sequential instruction

Unconditional Branch (or Jump)

- always changes the PC

TRAP

- changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after TRAP)

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Condition Codes

LC-3 has three **condition code** registers:

- N** -- negative
- Z** -- zero
- P** -- positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

Exactly one will be set at all times

- Based on the last instruction that altered a register

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



Branch Instruction

Branch specifies one or more condition codes.

If the specified bit is set, the branch is taken.

- PC-relative addressing: **target address** is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.

If the branch is not taken, the next sequential instruction is executed.



Sample Program

Address	Instruction	Comments
→ x3000	1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1	<i>R1 ← x3100 (PC+0xFF)</i>
→ x3001	0 1 0 1 0 1 1 0 1 1 1 0 0 0 0 0	<i>R3 ← 0</i>
→ x3002	0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0	<i>R2 ← 0</i>
→ x3003	0 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0	<i>R2 ← 12</i>
→ x3004	0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1	<i>If Z, goto x300A (PC+5)</i>
→ x3005	0 1 1 0 1 0 0 0 0 1 0 0 0 0 0 0	<i>Load next value to R4</i>
→ x3006	0 0 0 1 0 1 1 0 1 1 0 0 0 1 0 0	<i>Add R4 to R3</i>
→ x3007	0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 1	<i>Increment R1 (pointer)</i>
→ x3008	0 0 0 1 0 1 0 0 1 0 1 1 1 1 1 1	<i>Decrement R2 (counter)</i>
→ x3009	0 0 0 0 1 1 1 1 1 1 1 1 1 0 1 0	<i>Goto x3004 (PC-6)</i>

Summary

LC-3 Memory and Registers

Operate instructions: ADD/AND/NOT

LC-3 Addressing modes: PC-relative, Base+Offset

Data Movement Instructions: LD/ST/LDR/STR/LEA

Control Instructions: Branch

Online: additional instructions, examples, LC-3 datapath