CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING

UNIVERSITY OF WISCONSIN – MADISON

Prof. Mikko Lipasti
Tas: Aditya Godse, Atif Hashmi, Chao Wang, Andrew Nere, and Erika Gunadi
Midterm Examination 2
In Class (50 minutes)
Wednesday, October 29, 2008
Weight: 15%

NAME:
_____________________________________________________________________________

ID#:
_____________________________________________________________________________

Please show your work in order to receive partial credits.
You may only have pencil and eraser on the desk, everything else is on the floor.
Also, please turn off your cell phone, -5 points for a cell phone ring!!!!!!!
You should have a total of 8 pages, please check accordingly.
Problem 1 (8 points)

Draw the decoder based implementation of the truth table below.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Problem 2 (9 points)

Suppose a 32-bit instruction takes the following format:

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>DR</th>
<th>SR1</th>
<th>IMM</th>
</tr>
</thead>
</table>

If there are 555 opcodes and 63 registers:

a) What is the minimum number of bits required to represent the OPCODE?

Answer: 10 bits

b) What is the minimum number of bits required to represent the destination register DR AND source register SR1? (Give the total number of bits.)

Answer: 12 bits

c) Assuming the IMM (immediate) represents a 2’s complement value, what is the range (lower and upper bounds) of signed numbers that an IMM type instruction can use?

Answer: 10 bits remain

Range: -512 to 511
Problem 3 (10 points)

Below is the block diagram for the von Neumann model without the names of its five components. In the spaces below, write the name and briefly describe each of the parts of the von Neumann model.

A) Memory: An addressable space which is used for storing information in the computer.

B) Processing Unit: Place where the actual processing of information is carried out in the computer.

C) Input: The devices that allow us to give information to the computer for processing.

D) Output: The devices that allow us to receive the output of the work processed by the computer.

E) Control Unit: Tracks where we are within the process of executing a program and where we are in the process of executing an instruction.
Problem 4 (8 points)

The figure below shows a combinational logic circuit. Complete the truth table corresponding to this circuit.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A B C</td>
<td>Z</td>
</tr>
<tr>
<td>0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>0 1 0</td>
<td>1</td>
</tr>
<tr>
<td>0 1 1</td>
<td>1</td>
</tr>
<tr>
<td>1 0 0</td>
<td>1</td>
</tr>
<tr>
<td>1 0 1</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0</td>
<td>1</td>
</tr>
<tr>
<td>1 1 1</td>
<td>1</td>
</tr>
</tbody>
</table>
Problem 5 (6 points)

The figure below shows a combinational logic circuit using for 2-to-1 multiplexers. If \( S_0 = 1 \) and \( S_1 = 1 \), what are the values of \( Z_1 \) and \( Z_0 \)? Express your answer in terms of \( A_4, A_3, A_2, A_1, \) and \( A_0 \).

\[
\begin{align*}
S_0 = 1, \ S_1 = 1 \\
Z_1 &= \quad A_3 \quad \, \\
Z_0 &= \quad A_1 \quad \\
\end{align*}
\]
Problem 6 (3 points)

I. Fill out the following truth table.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>NOT(NOT(NOT(A) AND NOT(B)))</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

II. What single logic gate has the same truth table?

Answer: A NOR gate
Problem 7 (8 points)

This problem is similar to the in class example of the finite state machine for a cash-register. In particular, note:

Inputs: Customer (0 – No Customer, 1 – Customer at cash-register)

Scan (0 – Nothing being scanned, 1 – Scanning Item)

Outputs: WE-Write Enable (0 – Not enabled, 1 – Enabled)

Sel (0 – Multiplexer Input 0 Selected, 1 – Multiplexer Input 1 Selected)

For this problem, we will only need three states: 1) No customer and no scanning, 2) A customer has arrived and is not scanning, and 3) The customer is present and scanning an item. We will also assume that a customer can arrive and begin to scan an item RIGHT AWAY. Each time an item is scanned, if the Sel and WE are selected, we will compute the sum of the previous value stored in the register to the value that is scanned. For this problem, we also assume that everything is represented in DOLLARS ONLY for computing the total bill.
I. Draw the finite state machine diagram for the cash-register. You should only need the three states provided.

II. What happens if a customer’s current bill is $1004 and they scan an item worth $10?
   It will add the total like normal.

III. What happens if a customer’s current bill is $1004 and they scan an item worth $100?
    It will cause an overflow/you will get free groceries.
Problem 8 (8 points)

Circle the correct answer for the following questions:

I. Which is NOT one of the 6 phases of the Instruction Cycle?
   a. Fetch Operands
   b. Evaluate Address
   c. Store Result
   d. Write Enable

   Answer: d

II. Which of the following is NOT an example of a Combinational Logic Circuit?
   a. Decoder
   b. Mux (multiplexer)
   c. R-S Latch
   d. Full adder

   Answer: c

III. The minimum number of transistors required to implement a CMOS 4 input NOR gate is
   a. 4
   b. 8
   c. 6
   d. 12

   Answer: b

IV. If a memory uses 4-bit words and 10-bit addressing, how many D-Latches are needed for the memory?
   a. 4096
   b. 1024
   c. 2048
   d. 8192

   Answer: a